Amendments to the Claims:

The listing of claims will replace all prior versions, and listings of claims in the

Attorney Docket: P67300US0

application:

Listing of Claims:

Claims 1-2 (cancelled)

Claim 3. (previously presented) A programmable controller for use with a

monitoring device, said programmable controller including:

at least one input interface and an input register for connection to process plant

and/or machinery to provide sampled and stored input data in digital form,

at least one output interface for connection to process plant and/or machinery to

receive output data in digital form,

programmable logic hardware including a plurality of basic logic elements and

electrically configurable interconnections, said interconnections configurable to

interconnect the logic elements as a user control program circuit and to connect the user

control program circuit to said input and output interfaces,

program loading means to enable the user to configure the programmable logic

hardware as a circuit implementing a user control program prior to initiating control of

the associated process plant and/or machinery,

a user control program implemented as an electrical logic circuit configured in said

programmable logic hardware, with said user program circuit connected to said input and

output interfaces and wherein:

said programmable logic as configured has a plurality of state data storage units

storing the user program circuit state data, and a means of access to said state data storage

units,

a monitoring device may be connected via said means of access to said state data

storage units, and

said means of access to said state data storage units enables said monitoring device

to read data values from said state data storage units and to write data values to said state

3

data storage units while the user control program continues to perform control functions.

Claim 4. (previously presented) The programmable controller as claimed in claim 3 with an operating cycle of at least two non-overlapping sequential intervals, and wherein,

said input register operates to sample and store the input data within a first said interval ("logic processing interval"),

said programmable logic circuit includes clocking means that applies clock pulses in said logic processing interval as required by the user control program circuit, said logic processing interval allowing the user control program circuit signals to settle, and

said means of access to said data storage units enable said monitoring device to read data from and/or write to said state data storage units during a second said interval ("data access interval").

Claims 5 - 7 (cancelled)

Claim 8. (currently amended) The programmable controller as claimed in claim 4 with duplicated hardware to facilitate program swapping operations including:

at least two separately configurable sections of programmable logic hardware for separately configurable user control program circuits,

output selector means to selectively connect one of said programmable logic hardware sections to said output interfaces via the output register, and

means to support program swap operations adapted to perform the steps of:

— configuring a new user control program in incoming said programmable logic hardware section not connected to said output interface, and

— subsequently, all within one said data access interval:

— reading state data from said storage units of the outgoing said programmable logic hardware section;

— optionally writing the state data relocation means for writing, within one data access interval, state data from an the outgoing said programmable logic hardware section into the incoming said programmable logic hardware section so that the data is written to the state data storage units of an incoming said programmable logic hardware section that have the same user control program functions as those from which it was read;

Claim 10. (previously presented) A programmable controller said programmable controller including:

 $(\underline{v}_{\underline{i}}, \underline{v}_{\underline{i}})$ repeating steps $(\underline{v}_{\underline{v}})$ and $(\underline{v}_{\underline{v}})$ until all required bits have been transferred.

located in said secondary state data storage, and

at least one input interface and an input register for connection to process plant and/or machinery to provide sampled and stored input data in digital form,

at least one output interface for connection to process plant and/or machinery to receive output data in digital form,

programmable logic hardware including a plurality of basic logic elements and electrically configurable interconnections, said interconnections configurable to interconnect the logic elements as a user control program circuit and to connect the user control program circuit to said input and output interfaces,

program loading means to enable the user to configure the programmable logic hardware as a circuit implementing a user control program prior to initiating control of the associated process plant and/or machinery,

a user control program implemented as an electrical logic circuit configured in said programmable logic hardware, with said user program circuit connected to said input and output interfaces and means to support circuit failure detection including

at least two separately configurable sections of programmable logic hardware configurable with identical user control program circuits, said input register providing identical settled input values, that are not transient at the time of sampling by the user control program circuit, to each user control program circuit, and,

failure detection means comparing a set of output values of each said programmable logic section with the corresponding set of output values of each other section, and indicating failure of said programmable logic hardware if the sets of settled output values of said sections are not identical.

Claim 11. (previously presented) A programmable controller said programmable controller including:

at least one input interface and an input register for connection to process plant and/or machinery to provide sampled and stored input data in digital form,

at least one output interface for connection to process plant and/or machinery to receive output data in digital form,

programmable logic hardware including a plurality of basic logic elements and electrically configurable interconnections, said interconnections configurable to

interconnect the logic elements as a user control program circuit and to connect the user control program circuit to said input and output interfaces,

program loading means to enable the user to configure the programmable logic hardware as a circuit implementing a user control program prior to initiating control of the associated process plant and/or machinery,

a user control program implemented as an electrical logic circuit configured in said programmable logic hardware, with said user program circuit connected to said input and output interfaces and

means to support circuit failure detection and connection including:

at least three said separately configurable sections of programmable logic hardware configurable with identical user control program circuits, said input register providing identical settled input values, that are not transient at the time of sampling by the user control program circuit, to each user control program circuit, and

failure detection means to compare a set of output values of each said programmable logic hardware section with the corresponding set of output values of at least two other said sections, and

output processing means to pass a set of correct output values to the control outputs via the output register and ensure incorrect output values as indicated by said failure detection means do not propagate to the control outputs;

wherein said failure detection means determines that a programmable logic hardware section has failed if the set of settled output values of said programmable logic hardware section is not identical to at least one of the sets of settled output values of the other programmable logic hardware sections, identifies any unmatched sets of outputs as coming from a failed programmable logic hardware section, and indicates the failure of that programmable logic hardware section.

Claim 12. (previously presented) The programmable controller as claimed in claim 10 including a plurality of said failure detection means with the sets of outputs from each section of programmable logic hardware provided as inputs to each said failure detection means, and

detection of a failure by any one of the two or more failure detection means indicates that a failure has occurred.

Claim 13. (previously presented) The programmable controller as claimed in claim 11 including a plurality of said failure detection and correction means with the sets of outputs from each of the at least three sections of programmable logic hardware provided as inputs to each of the failure detection and correction means, and wherein:

indication of a difference between the sets of output values of any two sections of programmable logic hardware by any one or more of the failure detection means indicates that a failure has occurred, and

at least two or more failure detection circuits must agree that a particular section of programmable logic hardware is operating correctly before the set of output values from that said section is deemed to be correct, and

said output processing means passes a set of correct output values to the control outputs via the output register and ensures incorrect output values, as indicated by said failure detection means, are not propagated to the control outputs.

Claim 14. (previously presented) The programmable controller as claimed in claim 13 including exception evaluating and handling means which ensures that the controller responds appropriately when the number of sets of concurrently correct output values deemed desirable as a safety margin does not exist, the minimum said number being two.

Claim 15. (previously presented) The programmable controller as claimed in claim 3 wherein said programmable controller receives input signals from duplicate sensors and said user control program includes at least one input signal monitoring function block, said monitoring block determining the invalidity of an input signal by a comparison of said duplicate input signals using criteria defined as part of the function block as suitable to identify signals in error, and indicating an input signal error if said input signal is deemed invalid.

Claim 16. (previously presented) The programmable controller as claimed in claim 15 wherein said duplicate sensors include three or more matching sensors and the respective said input signal monitoring function block determines the invalidity of an input signal from a comparison of said matching input signals, and determines the invalid signal as the odd-

one-out, and passes a single copy of the valid signals as the input signal.

Claim 17. (previously presented) The programmable controller as claimed in claim 4 including means to support circuit failure detection including

at least two separately configurable sections of programmable logic hardware configurable with identical user control program circuits, said input register providing identical settled input values, that are not transient at the time of sampling by the user control program circuit, to each user control program circuit, and,

failure detection means comparing a set of output values of each said programmable logic section with the corresponding set of output values of each other section, and indicating failure of said programmable logic hardware if the sets of settled output values of said sections are not identical.

Claim 18. (previously presented) The programmable controller as claimed in claim 4 including means to support circuit failure detection and correction including:

at least three said separately configurable sections of programmable logic hardware configurable with identical user control program circuits and with identical input values, and

said identical input valves provided in a way so as to be settled and not transient at the time of sampling by the user control program circuit, and

failure detection means to compare a set of output values of each said programmable logic hardware section with the corresponding set of output values of at least two other said sections, and

output processing means to pass a set of correct output values to the control outputs via the output register and ensure incorrect output values as indicated by said failure detection means do not propagate to the control outputs;

wherein said failure detection means determines that a programmable logic hardware section has failed if the set of settled output values of said programmable logic hardware section is not identical to at least one of the sets of settled output values of the other programmable logic hardware sections, identifies any unmatched sets of outputs as coming from a failed programmable logic hardware section, and indicates the failure of that programmable logic hardware section.

Claim 19. (previously presented) The programmable controller as claimed in claim 18 including a plurality of said failure detection and correction means with the sets of outputs from each of the at least three sections of programmable logic hardware provided as inputs to each of the failure detection and correction means, and wherein:

indication of a difference between the sets of output values of any two sections of programmable logic hardware by any one or more of the failure detection means indicates that a failure has occurred, and

at least two or more failure detection circuits must agree that a particular section of programmable logic hardware is operating correctly before the set of output values from that said section is deemed to be correct, and

said output processing means passes a set of correct output values to the control outputs via the output register and ensures incorrect output values, as indicated by said failure detection means, are not propagated to the control outputs.

Claim 20. (cancelled)

Claim 21.(currently amended) The programmable controller as claimed in claim 4 wherein said means of access for reading and writing said state data is <u>in configured into</u> said user control program circuit.

Claim 22. (currently amended) The programmable controller as claimed in claim 21 including:

an output register to store said output data for said output interface, and wherein said user control program circuit includes <u>dual purpose</u> flip-flops, <u>each dual purpose</u> flip-flop <u>used</u> for the <u>dual purpose</u> of providing the normal logic processing circuit storage function of storing said user program state data and transporting said user program state data into and out of the user control program circuit.

Claim 23. (currently amended) The programmable controller as claimed in claim 22 with duplicated hardware to facilitate program swapping operations including:

at least two separately configurable sections of programmable logic hardware for separately configurable user control program circuits,

output selector means to selectively connect one of said programmable logic hardware sections to said output interfaces via the output register, and

means to support program swap operations adapted to perform the steps of:
configuring a new user control program in incoming said programmable logic

subsequently, all within one said data access interval:

hardware section not connected to said output interface, and

reading state data from said storage units of the outgoing said programmable logic hardware section.

optionally writing the state data from the outgoing said programmable logic hardware section into the incoming said programmable logic hardware section so that the data is written—state data relocation means for writing, within one data access interval, state data from an outgoing said programmable logic hardware section to the state data storage units of an incoming programmable logic hardware section that have the same user control program functions as those from which it was read,

disconnecting said outgoing programmable logic hardware section from said output interfaces, and

connecting said incoming programmable logic hardware section to said output interface via the output register.

Claim 24. (currently amended) The programmable controller as claimed in claim 23-including means to support relocation of state data from the outgoing programmable logic hardware section to the corresponding state data storage unit in the incoming programmable logic hardware section including, wherein said state data relocation means comprises:

relocation address storage <u>writable by said monitoring device</u>, corresponding with said state data storage units,

secondary state data storage to save data from said state data storage units,

selection means <u>for selecting</u> to <u>select</u> either a non-relocated address or a relocated address with which to access the said secondary state data storage, and

Attorney Docket: P67300US0

data relocation means <u>for performing, within one said data access interval</u>, the steps of:

- (i) loading said relocation address storage with addresses supplied by said monitoring device; and within one said data access interval,
- (<u>i</u> ii) reading a state data bit from a programmable logic hardware section,
- (ii iii) writing said state data bit into said secondary state data storage at an address stored in said relocation address storage,
- (<u>iii</u> iv) repeating steps (<u>i</u> ii) and (<u>ii</u> iii) until all required bits have been relocated and transferred,
- $(iv \cdot v)$ reading a state data bit from said secondary state data storage,
- (<u>v</u> vi) writing said state data bit into the same or a different programmable logic hardware section at the same address at which it was located in said secondary state data storage, and
- $(\underline{vi} \ \underline{vii})$ repeating steps $(\underline{iv} \ \underline{v})$ and $(\underline{v} \ \underline{vi})$ until all required bits have been transferred.

Claim 25. (previously presented) The programmable controller as claimed in claim 22 including means to support state data modification comprising:

secondary modification data storage corresponding to said state data storage units, and

a modification indicator corresponding to each said state data storage unit, said modification indicator and the contents of said secondary storage being writable by said monitoring device; and

data modification means operative to perform within one said data access interval the steps of:

scanning said modification indicators,

loading data stored in said secondary modification data storage units to said corresponding state data storage units if the corresponding modification indicator so indicates, and

resetting said modification indicators.

Claim 26. (currently amended) The programmable controller as claimed in claim 22 including means to support state data forcing comprising:

secondary modification data storage corresponding with said state data storage units; a data forcing indicator for each said storage unit, said data forcing indicator and the contents of said secondary storage being writable by said monitoring device; and

data modification means <u>for performing operative to perform</u>-within one said data access interval the steps of:

scanning said data forcing indicators,

loading data stored in said secondary storage units to said corresponding state data storage units if the corresponding data forcing indicator so indicates,

without resetting said data forcing indicators.

Claim 27. (currently amended) The programmable controller as claimed in claim 22 including means to support program swap operations, <u>for performingadapted to perform</u>, during said data access interval, the steps of:

reading and storing state data from said state data storage units,

configuring a new user control program in said programmable logic by reconfiguring said programmable connections; and

writing said stored state data, or modified stored state data, to corresponding newly configured state data storage units.

Claim 28. (new) The programmable controller as claimed in claim 27 including means to support relocation of state data from the outgoing programmable logic hardware section to the corresponding state data storage unit in the incoming programmable logic hardware section including:

relocation address storage corresponding with said state data storage units, secondary state data storage to save data from said state data storage units,

selection means to select either a non-relocated address or a relocated address with which to access the said secondary state data storage, and

data relocation means performing the steps of:

- (i) loading said relocation address storage with addresses supplied by said monitoring device; and within one said data access interval,
- (ii) reading a state data bit from a programmable logic hardware section,

- (iii) writing said state data bit into said secondary state data storage at an address stored in said relocation address storage,
- (iv) repeating steps (ii) and (iii) until all required bits have been relocated and transferred,
- (v) reading a state data bit from said secondary state data storage,
- (vi) writing said state data bit into the same or a different programmable logic hardware section at the same address at which it was located in said secondary state data storage, and
- (vii) repeating steps (v) and (vi) until all required bits have been transferred.

Claim 29. (new) The programmable controller as claimed in claim 4 with duplicated hardware to facilitate program swapping operations including:

at least two separately configurable sections of programmable logic hardware for separately configurable user control program circuits,

output selector means to selectively connect one of said programmable logic hardware sections to said output interfaces via the output register,

an outgoing user control program in a said section of the programmable logic hardware connected to said output interface and,

a new user control program in another said programmable logic hardware section not connected to said output interface.

Claim 30. (new) The programmable controller as claimed in claim 29 including:

state data from the outgoing said programmable logic hardware section written to the state data storage units of said programmable hardware section holding said new user control program that have the same user control program functions as those from which it was read.